Amendment Under 37 C.F.R. § 1.111

U.S.S.N.: 10/678,994

Page 3 of 9

IN THE CLAIMS:

Please amend claims 1, 2, 4, 5, 11 and 12, cancel claims 3 and 6 without prejudice or disclaimer, as presented below, and add claim 13.

1. (Currently Amended) A process of manufacturing a semiconductor device comprising:

forming an insulating layer above a semiconductor layer;

forming a conductive layer including at least one of a tantalum layer and a tantalum nitride layer; and

etching the conductive layer by using a gas including SiCl₄ and NF₃.

wherein; the ratio of the flow rate of the NF₃ to the flow rate of the sum of the SiCl₄,

and the NF₃ is approximately 1 to approximately 30 %.

2. (Currently Amended) A process of manufacturing a semiconductor device comprising:

forming an insulating layer above a semiconductor layer;

forming a conductive layer including at least one of a tantalum layer and a tantalum nitride layer;

etching the conductive layer by using a gas including NF $_{\rm 3}$ and fluorocarbon; and

etching the conductive layer by using a gas including SiCl₄ and NF ₃, wherein; the ratio of the flow rate of the NF₃ to the flow rate of the sum of the SiCl₄ and the NF ₃ is approximately 1 to approximately 30 %.

Amendment Under 37 C.F.R. § 1.111

U.S.S.N.: 10/678,994

Page 4 of 9

3. (Cancelled)

4. (Currently Amended) The process of manufacturing a semiconductor

device claimed in claim 1 [[or claim 2]] wherein; the insulating layer includes at

least one of silicon oxide, silicon nitride and silicon oxynitride.

5. (Currently Amended) A process of manufacturing a semiconductor device

comprising:

forming an insulating layer above a semiconductor layer;

forming a first tantalum nitride layer, body centered cubic lattice phase

tantalum layer and a second tantalum nitride layer in this order;

forming a gate electrode by etching the first tantalum nitride layer, the body

centered cubic lattice phase tantalum layer and the second tantalum nitride layer

with using a gas including SiCl₄ and NF₃; and

forming first and second impurity layers constituting a source region and a

drain region through introducing a impurity into the semiconductor layer, wherein;

the ratio of the flow rate of the NF₃ to the flow rate of the sum of the SiCl₄ and the

NF₃ is approximately 1 to approximately 30 %.

6. (Cancelled)

7. (Original) A process of manufacturing a semiconductor device, as set forth

in claim 1, wherein conductive layer is etched to be substantially vertical.

Amendment Under 37 C.F.R. § 1.111

U.S.S.N.: 10/678,994

Page 5 of 9

8. (Original) A process of manufacturing a semiconductor device, as set forth

in claim 2, wherein conductive layer is etched to be substantially vertical.

9. (Original) A process of manufacturing a semiconductor device, as set forth

in claim 5, wherein conductive layer is etched to be substantially vertical.

10. (Original) A process of manufacturing a semiconductor device as set forth

in claim 7, wherein an angle between the etched conductive layer and the insulating

layer is approximately 85 to approximately 90 degrees.

11. (Currently Amended) A process of manufacturing a semiconductor device

as set forth in claim [[2]]8, wherein an angle between the etched conductive layer

and the insulating layer is approximately 85 to approximately 90 degrees.

12. (Currently Amended) A process of manufacturing a semiconductor device

as set forth in claim [[5]]9, wherein an angle between the etched conductive layer

and the insulating layer is approximately 85 to approximately 90 degrees.

13. (New) The process of manufacturing a semiconductor device claimed in

claim 2 wherein; the insulating layer includes at least one of silicon oxide, silicon

nitride and silicon oxynitride.